In order to improve the imaging quality in extremely low illumination situation, a driving circuit of high resolution and sensitivity camera was developed to use back illumination. Frame transfer electron multiplying gains (EMCCD) with 1024×1024 pixels named CCD201 from UK E2V technologies. The circuit uses integrated CMOS driver EL7457 and EL7156 as the driving module. A programmable control voltage power source was adopted for the electron multiplying voltage to realize program-EM control. A bias voltage circuit with a high efficiency and precision was designed for the CCD201 complex voltage supply system.
Introduction
A Gain register set between readout register and output amplifier in EMCCD chip enlarge CCD light raw charge signal by mechanism of charge avalanche multiplication gain silicon. Compared with traditional CCD, it has many advantages of small volume, low noise, high sensitivity, strong detection capability; it has attracted much attention in the field of military and civilian applications. Such as low light level image acquisition or space exploration, technology of EMCCD occupies a leading and dominant position. EMCCD is sensitive to any wavelength range of light, it makes the camera system which based on EMCCD has excellent performance [1] .
CCD201 is EMCCD sensor which signal charge can be linearly amplified 1000 times. It is capable of detecting task in extremely low illumination situation (10 -3 Lux). This paper introduces methods about CCD201 driving and bias voltage circuit which is the key technology of EMCCD camera.
Operational Principle of EMCCD

Operational principle of EMCCD
The biggest difference between the traditional CCD and EMCCD is the quality of imaging in the low light level. It mainly benefit from the structure and strict manufacturing processes [2] . Figure.1 shows the physical structure of CCD201 sensor. Frame transfer CCDs consist of two areas: an image area, which captures the image, and a storage area, where the image is stored prior to read out. The image and store sections are designed to operate in 2-phase mode, to maximize the highest achievable transfer frequency. Following transfer through the readout register, the signal charge is multiplied in the gain register before conversion to a voltage by an output amplifier. 
Introduction of EMCCD Chip
The chosen EMCCD chip is CCD201, which is produced by E2V Company. CCD201 is a back illuminated sensor, which has maximal resolution at present, the pixel size is 13×13μm2, its resolution is 1024(horizontal) ×1024(vertical), and it has 100% filling rate. This device uses a novel output amplifier circuit that is capable of operating at an equivalent output noise of less than one electron at pixel rates of over 15 MHz. This makes the sensor well suited for scientific imaging where the illumination is limited.
Tab.1 shows the differences between previous generation products CCD97 and latest product CCD201 chip. As shown in the table, CCD201 has the larger active image and higher resolution. In the meantime, the system which equipped with CCD201 has higher frame rate and short sampling period.
Design of CCD201 Driving Circuit
Requirement analysis of CCD201 driving circuit
CCD201 sensor requires four imaging timing input, four store driving input, three register input, one reset signal and a program-EM signal. The program-EM is the most complex signal among these driving circuits. 
Besides, other 9 different bais voltages is also needed to ensure CCD201 working properly, as shown in Tab. 3. Tab. 3 Table of 
The design of time driving circuit
To meet the requirements of driving circuit, this paper using integrated CMOS chip EL7457 and EL7156 to improve the load capacity of the driving circuit. At the meanwhile, the level-shift is completed over here [3, 4] . The EL7457 is a high speed, non-inverting, quad CMOS driver produced by INTERSIL Company. It is capable of running at clock rates up to 40MHz and features 2A peak drive capability and a nominal on-resistance of just 3Ω. The EL7457 is ideal for driving highly capacitive loads, such as storage and vertical clocks in CCD applications. The EL7156 is a high performance CMOS driver with 3-state. It is suited to many ATE and level-shifting applications. The 3.5A peak drive capability makes this part an excellent choice when driving high capacitance loads. Fig. 2 shows the schematic circuit of EL7457 and EL7156. To meet the different bias voltage requirement, each bias voltage is powered by an independent power supply system. Compared with the single input voltage 12V, the smaller bias voltage such as 4.5v, 3v and 4v, is provided by DC/DC+LDO buck circuit; the higher voltage (17v, 18v, 24v, 28v) is provided by "DC/DC+LDO" boost circuit. The negative bias voltage is directly generated by invert circuit. These multistage cascade bias voltage supply circuit ensure a low noise and high efficiency of the power supply system. 
The design of program-EM
The key to implement multiplication gain technology is program-EM [5] .According to data sheet of CCD201, the impact ionization effect will not be generated when R∅2HV signal amplitude is lower than 20V. And the CCD201 will be damaged while R∅2HV signal higher than 50V [6, 7] .Aimed at such problems, this paper presents a particular solution. First of all, we divided this circuit into two parts: high voltage square wave generating circuit and voltage continuously adjustable circuit. The high voltage square wave is realized by the MOSFET closing and opening alternately. But the Current provided from FPGA IO cannot provide load directly. There is a buffer circuit needed between FPGA and MOSFET. The following level conversion provided by a push-pull driving circuit, as shown in Figure. 4. The design chooses BSS138P N-MOSFET and BSS84 P-MOSFET which is produced by NXP Semiconductors as the mainly components of circuit. The mainly reasons to choose MOSFET above are high-speed switching and high drain-source voltage (>50V).
Voltage continuously adjustable circuit is composed of a ratio phase amplifier and a voltage boost module. A boost DC/DC convert is needed to generate the high voltage level. And the final output voltage is controlled by adjusting the amplifier coefficient.
The Test of Driving Circuit
We created a CCD201 driving circuit board according to the design mentioned above. Figure.5 shows the material object of CCD201 driver circuit board. Finally, we tested the driving circuit by creating standard square signal. 
Conclusion
This paper designed a new type of CCD201 drive circuit, not only can achieve at least 15MHz readout frequency (CCD201 sensor output frame rate of up to 15 frames), but also ensuring the stable actual output waveform. Besides, the bias voltage can be adjusted more precisely by change the value of resistor. It makes the bias voltage circuit more flexible and practicability. The contrivance of driving circuit is proved to be feasible, and it can be used in other CCD driving circuit.
